mirror of
https://github.com/DragonOS-Community/DragonOS.git
synced 2025-06-18 20:36:31 +00:00
riscv: 把内核编译target改为riscv64gc & 获取time csr的频率 & 修正浮点保存与恢复的汇编的问题 (#699)
* 1. 把内核编译target改为riscv64gc 2. fix: 修正浮点保存与恢复的汇编的问题 * riscv: 获取time csr的频率
This commit is contained in:
2
.vscode/settings.json
vendored
2
.vscode/settings.json
vendored
@ -152,7 +152,7 @@
|
||||
"./tools/Cargo.toml",
|
||||
|
||||
],
|
||||
// "rust-analyzer.cargo.target": "riscv64imac-unknown-none-elf",
|
||||
// "rust-analyzer.cargo.target": "riscv64gc-unknown-none-elf",
|
||||
"rust-analyzer.cargo.target": "x86_64-unknown-none",
|
||||
"rust-analyzer.check.overrideCommand": [
|
||||
"make",
|
||||
|
Reference in New Issue
Block a user