Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-22 08:53:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Adjust RISC-V's implementation for recent changes

Browse Source
This commit is contained in:
Zejun Zhao
2025-03-25 19:48:05 +08:00
committed by Tate, Hongliang Tian
parent b097060c5e
commit 14b8c48859
16 changed files with 131 additions and 43 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
kernel/src/syscall/arch/riscv.rs
View File

@ -289,7 +289,6 @@ impl_syscall_nums_and_dispatch_fn! {
SYS_PREADV2 = 286 => sys_preadv2(args[..5]);
SYS_PWRITEV2 = 287 => sys_pwritev2(args[..5]);
SYS_STATX = 291 => sys_statx(args[..5]);
SYS_PRLIMIT64 = 302 => sys_prlimit64(args[..4]);
SYS_CLOCK_GETTIME = 403 => sys_clock_gettime(args[..2]);
SYS_CLOCK_NANOSLEEP = 407 => sys_clock_nanosleep(args[..4]);
SYS_TIMER_GETTIME = 408 => sys_timer_gettime(args[..2]);