Rename the path of dependent crates

This commit is contained in:
Jianfeng Jiang
2023-12-26 02:50:01 +00:00
committed by Tate, Hongliang Tian
parent 632b1937c5
commit 7b7e3c4b7a
9 changed files with 17 additions and 17 deletions

View File

@ -8,7 +8,7 @@ edition = "2021"
[dependencies]
aster-frame = { path = "../../../framework/aster-frame" }
align_ext = { path = "../../../framework/libs/align_ext" }
pod = { git = "https://github.com/jinzhao-dev/pod", rev = "d7dba56" }
pod = { git = "https://github.com/asterinas/pod", rev = "d7dba56" }
aster-input = { path = "../../comps/input" }
aster-block = { path = "../../comps/block" }
aster-network = { path = "../../comps/network" }
@ -52,7 +52,7 @@ bitflags = "1.3"
ringbuf = { version = "0.3.2", default-features = false, features = ["alloc"] }
keyable-arc = { path = "../keyable-arc" }
# unzip initramfs
libflate = { git = "https://github.com/jinzhao-dev/libflate", rev = "b781da6", features = [
libflate = { git = "https://github.com/asterinas/libflate", rev = "b781da6", features = [
"no_std",
] }
core2 = { version = "0.4", default_features = false, features = ["alloc"] }

View File

@ -7,7 +7,7 @@ edition = "2021"
[dependencies]
aster-frame = { path = "../../../framework/aster-frame" }
pod = { git = "https://github.com/jinzhao-dev/pod", rev = "d7dba56" }
pod = { git = "https://github.com/asterinas/pod", rev = "d7dba56" }
typeflags-util = { path = "../typeflags-util" }
aster-rights-proc = { path = "../aster-rights-proc" }
aster-rights = { path = "../aster-rights" }

View File

@ -1,5 +1,5 @@
## Overview
The crate contains cargo-component, a cargo subcommand to enable component-level access control in Asterinas. For more info about Asterinas component system, see the [RFC](https://github.com/jinzhao-dev/Asterinas/issues/58). The implementation mainly follows [rust clippy](https://github.com/rust-lang/rust-clippy). Internally, this tool will call `cargo check` to compile the whole project and bases the analysis on MIR.
The crate contains cargo-component, a cargo subcommand to enable component-level access control in Asterinas. For more info about Asterinas component system, see the [RFC](https://github.com/asterinas/Asterinas/issues/58). The implementation mainly follows [rust clippy](https://github.com/rust-lang/rust-clippy). Internally, this tool will call `cargo check` to compile the whole project and bases the analysis on MIR.
## install
After running `make setup` for Asterinas, this crate can be created with cargo.