Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-19 12:36:46 +00:00
Code Issues Packages Projects Releases Wiki Activity

Remove useless #[allow(lint)]

Browse Source
This commit is contained in:
Ruihan Li
2025-01-24 17:39:58 +08:00
committed by Tate, Hongliang Tian
parent b42d596ec4
commit b415538097
32 changed files with 1 additions and 51 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
kernel/comps/virtio/src/device/socket/header.rs
View File

@ -118,7 +118,6 @@ impl VirtioVsockHdr {
#[derive(Default, Debug, Clone, Copy, PartialEq, Eq, TryFromInt)]
#[repr(u16)]
#[allow(non_camel_case_types)]
pub enum VirtioVsockOp {
#[default]
Invalid = 0,

1
kernel/comps/virtio/src/dma_buf.rs
View File

@ -7,7 +7,6 @@ use ostd::mm::{DmaCoherent, DmaStream, DmaStreamSlice, HasDaddr};
///
/// Any type implements this trait should also implements `HasDaddr` trait,
/// and provides the exact length of DMA area.
#[allow(clippy::len_without_is_empty)]
pub trait DmaBuf: HasDaddr {
/// The length of Dma area, in bytes
fn len(&self) -> usize;