Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-22 08:53:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Delete useless visibility for BARs

Browse Source
This commit is contained in:
Cautreoxit
2025-03-25 19:37:41 +08:00
committed by Tate, Hongliang Tian
parent d3227df512
commit b4a1dc03f3
4 changed files with 12 additions and 39 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/comps/virtio/src/transport/pci/capability.rs
View File

@ -86,7 +86,7 @@ impl VirtioPciCapabilityData {
offset,
length,
option,
memory_bar,
memory_bar: memory_bar.cloned(),
}
}
}

2
kernel/comps/virtio/src/transport/pci/legacy.rs
View File

@ -95,7 +95,7 @@ impl VirtioPciLegacyTransport {
};
info!("[Virtio]: Found device:{:?}", device_type);
let config_bar = common_device.bar_manager().bar(0).unwrap();
let config_bar = common_device.bar_manager().bar(0).clone().unwrap();
let mut num_queues = 0u16;
while num_queues < u16::MAX {