Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-26 10:53:25 +00:00
Code Issues Packages Projects Releases Wiki Activity

Use cfg_if to group tdx cfg block

Browse Source
This commit is contained in:
Hsy-Intel
2024-08-09 12:27:03 +08:00
committed by Tate, Hongliang Tian
parent 9bad068215
commit ca41687a99
10 changed files with 123 additions and 69 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
ostd/src/arch/x86/mm/mod.rs
View File

@ -5,6 +5,7 @@
use alloc::fmt;
use core::ops::Range;
use cfg_if::cfg_if;
pub(crate) use util::__memcpy_fallible;
use x86_64::{instructions::tlb, structures::paging::PhysFrame, VirtAddr};
@ -136,11 +137,13 @@ pub fn current_page_table_paddr() -> Paddr {
}
impl PageTableEntry {
/// 51:12
#[cfg(not(feature = "intel_tdx"))]
const PHYS_ADDR_MASK: usize = 0xF_FFFF_FFFF_F000;
#[cfg(feature = "intel_tdx")]
const PHYS_ADDR_MASK: usize = 0x7_FFFF_FFFF_F000;
cfg_if! {
if #[cfg(feature = "intel_tdx")] {
const PHYS_ADDR_MASK: usize = 0x7_FFFF_FFFF_F000;
} else {
const PHYS_ADDR_MASK: usize = 0xF_FFFF_FFFF_F000;
}
}
const PROP_MASK: usize = !Self::PHYS_ADDR_MASK & !PageTableFlags::HUGE.bits();
}