Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-26 02:43:24 +00:00
Code Issues Packages Projects Releases Wiki Activity

Adjust the format of imports in Asterinas

Browse Source
This commit is contained in:
Chen Chengjun
2024-02-25 22:09:24 +08:00
committed by Tate, Hongliang Tian
parent 92e488e727
commit cfcef6965a
384 changed files with 2264 additions and 2059 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
framework/aster-frame/src/arch/x86/iommu/context_table.rs
View File

@ -1,11 +1,12 @@
// SPDX-License-Identifier: MPL-2.0
use alloc::collections::BTreeMap;
use core::mem::size_of;
use alloc::collections::BTreeMap;
use log::warn;
use pod::Pod;
use super::second_stage::{PageTableEntry, PageTableFlags};
use crate::{
bus::pci::PciDeviceLocation,
vm::{
@ -15,8 +16,6 @@ use crate::{
},
};
use super::second_stage::{PageTableEntry, PageTableFlags};
/// Bit 0 is `Present` bit, indicating whether this entry is present.
/// Bit 63:12 is the context-table pointer pointing to this bus's context-table.
#[derive(Pod, Clone, Copy)]