Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-08 12:56:48 +00:00
Code Issues Packages Projects Releases Wiki Activity

Clear User bits of non-leaf PTE in boot pagetable

Browse Source
This commit is contained in:
Zejun Zhao 2025-06-03 15:27:07 +08:00 committed by Ruihan Li
parent 7f3a332101
commit e669d38d2d
1 changed files with 4 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
ostd/src/mm/page_table/boot_pt.rs
View File

@ -136,11 +136,9 @@ impl<E: PageTableEntryTrait, C: PagingConstsTrait> BootPageTable<E, C> {
let root_pt = crate::arch::mm::current_page_table_paddr() / C::BASE_PAGE_SIZE;
// Make sure the 2 available bits are not set for firmware page tables.
dfs_walk_on_leave::<E, C>(root_pt, C::NR_LEVELS, &mut |pte: &mut E| {
let prop = pte.prop();
pte.set_prop(PageProperty::new(
prop.flags | PTE_POINTS_TO_FIRMWARE_PT,
prop.cache,
));
let mut prop = pte.prop();
prop.flags |= PTE_POINTS_TO_FIRMWARE_PT;
pte.set_prop(prop);
});
Self {
root_pt,
@ -271,11 +269,7 @@ impl<E: PageTableEntryTrait, C: PagingConstsTrait> BootPageTable<E, C> {
let vaddr = paddr_to_vaddr(frame_paddr) as *mut u8;
unsafe { core::ptr::write_bytes(vaddr, 0, PAGE_SIZE) };
let mut pte = E::new_pt(frame_paddr);
let prop = pte.prop();
pte.set_prop(PageProperty::new(prop.flags, prop.cache));
pte
E::new_pt(frame_paddr)
}
#[cfg(ktest)]