mirror of
https://github.com/asterinas/asterinas.git
synced 2025-06-28 20:03:22 +00:00
Move CPU context implementations to a specific module
This commit is contained in:
committed by
Tate, Hongliang Tian
parent
fc67adb1f0
commit
f1c7564184
6
ostd/src/arch/riscv/cpu/mod.rs
Normal file
6
ostd/src/arch/riscv/cpu/mod.rs
Normal file
@ -0,0 +1,6 @@
|
||||
// SPDX-License-Identifier: MPL-2.0
|
||||
|
||||
//! CPU context & state control and CPU local memory.
|
||||
|
||||
pub mod context;
|
||||
pub mod local;
|
Reference in New Issue
Block a user