|
|
3aa1079ca6
|
Clarify the usage of ostd::arch
|
2025-04-18 13:26:16 +08:00 |
|
|
|
d39ab61d68
|
Remove unnecessary usage of cfg_if macro
|
2025-04-18 13:26:16 +08:00 |
|
|
|
396ead6fbd
|
Fix safety reasoning about get_on_cpu
|
2025-04-03 10:50:22 +08:00 |
|
|
|
8f72192f07
|
Ignore invalid APIC entries
|
2025-04-02 11:48:52 +08:00 |
|
|
|
208d5aa62d
|
Introduce the semantics of the atomic-mode guard
|
2025-03-25 22:34:26 +08:00 |
|
|
|
4f0acddfd4
|
Strict TLB coherence
|
2025-03-21 21:19:50 +08:00 |
|
|
|
3468ec213b
|
Use CpuId with validity ensurance rather than u32
|
2024-10-26 22:06:41 +08:00 |
|
|
|
26c4abde58
|
Refactor CpuSet and introduce AtomicCpuSet
|
2024-10-26 22:06:41 +08:00 |
|
|
|
2f511069ee
|
Move SoftIRQ implementations to softirq component
|
2024-10-18 09:35:40 +08:00 |
|
|
|
4fa0e6334b
|
Add RISC-V base support
|
2024-09-30 10:02:08 +08:00 |
|
|
|
d9eccdcfbe
|
Implement remote TLB flush on VmSpace
|
2024-09-13 20:10:03 +08:00 |
|
|
|
47be0a909b
|
Schedule tasks to APs in aster-nix
|
2024-08-27 17:22:47 +08:00 |
|
|
|
e04fa6c69d
|
Handle VmSpace's multi-CPU activation
|
2024-08-27 17:22:47 +08:00 |
|
|
|
f7a9510be0
|
Refactor the this_cpu API with PinCurrentCpu
|
2024-08-25 20:14:06 +08:00 |
|
|
|
fe68b4b510
|
Generalize single instruction CPU local operations by cpu_local_cell
|
2024-08-08 19:21:03 +08:00 |
|
|
|
393c9019c0
|
Boot application processors into spin loops
Co-authored-by: Chuandong Li <lichuand@pku.edu.cn>
|
2024-07-30 10:24:09 +08:00 |
|
|
|
8acfc8eb6a
|
Move CpuSet out of ostd::arch and implement this_cpu
Co-authored-by: Chuandong Li <lichuand@pku.edu.cn>
|
2024-07-30 10:24:09 +08:00 |
|
|
|
f86583dbce
|
Make essential changes for publishing OSTD
|
2024-07-18 18:18:05 +08:00 |
|
|
|
0f8d8da372
|
Refactor code related to CPU local memory
Co-authored-by: Chuandong Li <lichuand@pku.edu.cn>
|
2024-07-03 17:40:53 +08:00 |
|
