Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-18 20:16:42 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix VIrtqueue bug

Browse Source
This commit is contained in:
Yuke Peng
2023-10-12 09:40:51 +08:00
committed by Tate, Hongliang Tian
parent 342bbdc0c4
commit 0ba24e90db
1 changed files with 4 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
services/comps/virtio/src/queue.rs
View File

@ -170,9 +170,10 @@ impl VirtQueue {
let avail_slot = self.avail_idx & (self.queue_size - 1);
{
let mut ring_ptr = field_ptr!(&self.avail, AvailRing, ring);
ring_ptr.byte_add(offset_of!(AvailRing, ring) as usize + avail_slot as usize * 2);
ring_ptr.cast::<u16>().write(&self.avail_idx).unwrap();
let ring_ptr: SafePtr<[u16; 64], &VmFrame> = field_ptr!(&self.avail, AvailRing, ring);
let mut ring_slot_ptr = ring_ptr.cast::<u16>();
ring_slot_ptr.add(avail_slot as usize);
ring_slot_ptr.write(&head).unwrap();
}
// write barrier
fence(Ordering::SeqCst);