Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-23 01:13:23 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix the logics for the coarse resolution clock id in VDSO.

Browse Source
This commit is contained in:
Chen Chengjun
2024-05-08 20:01:25 +08:00
committed by Tate, Hongliang Tian
parent ff3ff0a598
commit c3d0c59041
7 changed files with 208 additions and 124 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
kernel/aster-nix/src/lib.rs
View File

@ -68,6 +68,7 @@ pub mod vm;
pub fn init() {
driver::init();
time::init();
net::init();
sched::init();
fs::rootfs::init(boot::initramfs()).unwrap();