Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-13 23:36:48 +00:00
Code Issues Packages Projects Releases Wiki Activity
118 Commits 1 Branch 29 Tags
Commit Graph

118 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
LI Qing
01dba4b137 Add support to handle file lookup with dentry cache 2023-01-16 15:36:51 +08:00
LI Qing
93dfaa1cd8 Add ramfs 2023-01-13 16:45:28 +08:00
LI Qing
4a3b0576b2 Add page cache manager as the pager for vmo 2023-01-13 16:45:28 +08:00
Tate, Hongliang Tian
4629b8a15e
Merge pull request #56 from sdww0/main 
Real Time Clock support, read special character from QEMU console
 2023-01-06 11:22:30 +08:00
Yuke Peng
f2e5af6eda qemu console special character input 2023-01-02 18:40:34 -08:00
Yuke Peng
66f582e3a6 rtc, non-blocking console input support 2023-01-02 18:40:01 -08:00
Tate, Hongliang Tian
85b8253a2c
Merge pull request #55 from liqinggd/dev-vfs 
Add essential vfs support
 2023-01-02 20:17:46 +08:00
LI Qing
1a17cee704 Add essential vfs support 2022-12-30 15:19:25 +08:00
Tate, Hongliang Tian
f0f61638b9
Merge pull request #54 from sdww0/main 
Refactor virtio code; Add APIC , console interrupt support
 2022-12-27 09:41:10 +08:00
Yuke Peng
46497554d2 refactor virtio code; APIC , console interrupt support 2022-12-26 04:33:27 -08:00
Tate, Hongliang Tian
1d401fd8fc
Merge pull request #52 from StevenJiang1110/vm-cap 
Implement vm capability and refactor current codes with vm capability
 2022-12-16 16:39:48 +08:00
Jianfeng Jiang
174fdc07ea refactor current implementations with vmar and vmo 2022-12-15 11:52:58 +08:00
Jianfeng Jiang
52531c6cb6 add page fault handler 2022-12-15 11:43:50 +08:00
Jianfeng Jiang
429341caa6 implement map vmo to vmar 2022-12-15 11:43:50 +08:00
Jianfeng Jiang
31d644a0f3 implement vmo apis 2022-12-15 11:43:42 +08:00
Jianfeng Jiang
244a83e463 implement vmar apis 2022-11-30 14:20:06 +08:00
Tate, Hongliang Tian
3de0c49020
Merge pull request #51 from StevenJiang1110/signal 
Support running busybox ash; Rename and reorganize the codebase
 2022-11-29 01:24:28 -08:00
Jianfeng Jiang
8ebaaa283a add safe wrapper to read union fields 2022-11-29 14:17:48 +08:00
Jianfeng Jiang
41b79cf823 reorgnize current codes and rename project to jinux 2022-11-29 14:17:48 +08:00
Jianfeng Jiang
f3ab8219bc support running busybox shell 2022-11-29 14:17:42 +08:00
Jianfeng Jiang
9cf8fe1777 running busybox ash until poll 2022-11-29 14:02:09 +08:00
Tate, Hongliang Tian
4c344f79f2
Merge pull request #49 from sdww0/main 
refactor the trap initialization code
 2022-11-28 21:22:57 -08:00
sdww0
ef61b860f9 modify some code of the static_cap and option 2022-11-21 10:46:21 +08:00
sdww0
b3215a8d6f refactor the trap initialization code 2022-11-21 10:40:25 +08:00
Tate, Hongliang Tian
f4b91caaf8
Merge pull request #42 from StevenJiang1110/signal 
Support more signal action flag; Add process group
 2022-11-13 22:08:40 -08:00
Jianfeng Jiang
dd3b4b0d79 add process group 2022-11-11 17:21:53 +08:00
Jianfeng Jiang
b53f99b169 refactor the implementation of wait 2022-11-11 17:03:30 +08:00
Jianfeng Jiang
c98b9d360f improve signal implementation to pass occlum signal test 2022-11-11 17:03:30 +08:00
Tate, Hongliang Tian
f944a5ead1
Merge pull request #40 from sdww0/main 
Finish PIT Timer, vmo and vmar passed the compilation
 2022-11-10 19:02:44 -08:00
Yuke Peng
40cbd93ae8 format files 2022-11-10 18:14:42 -08:00
Yuke Peng
7be7775f97 VMO and VMAR passed the compilation 2022-11-10 06:53:23 -08:00
sdww0
9480890e3c use derive pod instead of impl_pod_for 2022-11-09 21:20:44 +08:00
sdww0
280591db66 finish PIT Timer and add testcase 2022-11-09 20:33:41 +08:00
Tate, Hongliang Tian
492022cbeb add VM capabilities 2022-11-08 00:55:21 -08:00
Tate, Hongliang Tian
c943b33979
Merge pull request #38 from StevenJiang1110/signal 
Add basic support for signal
 2022-11-07 17:23:48 -08:00
Jianfeng Jiang
634d4a5016 add syscall rt_sigaction and rt_sigreturn 2022-11-04 16:31:11 +08:00
Jianfeng Jiang
288cba2832 move exception handling to kxos-std 2022-11-04 16:18:53 +08:00
Jianfeng Jiang
149f72e31f add syscall rt_procmask 2022-11-04 16:18:53 +08:00
Jianfeng Jiang
f86cd1e6bc add basic support for signal 2022-11-04 16:18:47 +08:00
Tate, Hongliang Tian
7a5660ed5d Merge pull request #34 from StevenJiang1110/execve 
Add syscall execve and clone
 2022-10-30 15:12:05 -07:00
Jianfeng Jiang
6e332b3233 add syscall clone 2022-10-28 14:10:29 +08:00
Jianfeng Jiang
4287391e59 refactor error handling 2022-10-27 17:21:02 +08:00
Jianfeng Jiang
db880f274e refactor the code to load elf 2022-10-27 15:18:24 +08:00
Jianfeng Jiang
7ee9c9e74c add syscall execve 2022-10-27 13:13:05 +08:00
Tate, Hongliang Tian
049f519a0e Merge pull request #33 from StevenJiang1110/capability 
Add procedural macro typeflags and require
 2022-10-24 22:22:41 -07:00
Jianfeng Jiang
6662705ff5 add procedural macro require 2022-10-24 16:38:46 +08:00
Jianfeng Jiang
dd1e21b97c add procedural macro typeflags 2022-10-19 15:07:09 +08:00
Tate, Hongliang Tian
344fba6a3d Merge pull request #31 from StevenJiang1110/waitid 
Add syscall waitid and futex
 2022-10-09 21:29:39 -07:00
Jianfeng Jiang
6e56458e52 add derive procedural macro for pod 2022-10-10 10:28:14 +08:00
Jianfeng Jiang
895e5c340b add syscall futex 2022-10-09 14:44:10 +08:00