Samuka007/asterinas
1
0
Fork 0
mirror of https://github.com/asterinas/asterinas.git synced 2025-06-26 02:43:24 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix the detection of RISC-V SSTC extension

Browse Source
This commit is contained in:
Zejun Zhao
2025-06-03 00:52:39 +08:00
committed by Tate, Hongliang Tian
parent bd24ed9ba7
commit 492898d1d5
1 changed files with 3 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
ostd/src/arch/riscv/timer/mod.rs
View File

@ -8,8 +8,8 @@ use core::{
};
use crate::{
arch::boot::DEVICE_TREE,
cpu::{CpuId, PinCurrentCpu},
arch::{self, boot::DEVICE_TREE},
cpu::{CpuId, IsaExtensions, PinCurrentCpu},
timer::INTERRUPT_CALLBACKS,
trap,
};
@ -107,10 +107,7 @@ fn set_next_timer_sstc() {
}
fn is_sstc_enabled() -> bool {
let Some(misa) = riscv::register::misa::read() else {
return false;
};
misa.has_extension('S')
arch::cpu::has_extensions(IsaExtensions::SSTC)
}
fn get_next_when() -> u64 {